Power optimization of digital baseband WCDMA receiver components on algorithmic and architectural level
نویسندگان
چکیده
منابع مشابه
Power optimization of digital baseband WCDMA receiver components on algorithmic and architectural level
High data rates combined with high mobility represent a challenge for the design of cellular devices. Advanced algorithms are required which result in higher complexity, more chip area and increased power consumption. However, this contrasts to the limited power supply of mobile devices. This presentation discusses the application of an HSDPA receiver which has been optimized regarding power co...
متن کاملeffect of seed priming and irrigation regimes on yield,yield components and quality of safflowers cultivars
این مطالعه در سال 1386-87 در آزمایشگاه و مزرعه پژوهشی دانشگاه صنعتی اصفهان به منظور تعیین مناسب ترین تیمار بذری و ارزیابی اثر پرایمینگ بر روی سه رقم گلرنگ تحت سه رژیم آبیاری انجام گرفت. برخی از مطالعات اثرات سودمند پرایمینگ بذر را بر روی گیاهان مختلف بررسی کرده اند اما در حال حاضر اطلاعات کمی در مورد خصوصیات مربوط به جوانه زنی، مراحل نموی، عملکرد و خصوصیات کمی و کیفی بذور تیمار شده ژنوتیپ های م...
Design and Optimization of a Digital Baseband Receiver ASIC for GSM/EDGE
This paper addresses complexity issues at algorithmic and architectural level of digital baseband receiver ASIC design for the standards GSM/GPRS/EDGE, in order to reduce power consumption and die area as desired for cellular applications. To this end, the hardware implementation of a channel shortening pre-filter combined with a delayed decision-feedback sequence estimator (DFSE) for channel e...
متن کاملBeyond digital interference cancellation Joint RF-baseband interference cancellation to reduce receiver complexity and power consumption
Joint RF-baseband interference cancellation to reduce receiver complexity and power consumption. Summary One of the major drawbacks towards the realization of MIMO and multi-sensor wireless communication systems is that multiple antennas at the receiver each have their own separate radio frequency (RF) front ends and analog to digital converter (ADC) units, leading to increased circuit size and...
متن کاملArchitectural-Level Power Optimization of Microcontroller Cores in Embedded Systems
Power saving is becoming one of the major design drivers in electronic systems embedding microcontroller cores. Known microcontrollers typically save power at the expense of reduced computational capability. With reference to an 8051 core, this paper presents a novel clustered clock gating to increase power efficiency at architectural level without performance loss and preserving the reusabilit...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Advances in Radio Science
سال: 2008
ISSN: 1684-9973
DOI: 10.5194/ars-6-325-2008